This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

  • TI Thinks Resolved

SN74LVC1G74: SN74LVC1G74 application questions check

Expert 8700 points

Replies: 6

Views: 283

Part Number: SN74LVC1G74

Hi Team,

My customer is using our SN74LVC1G74 and now they have two questions want to know, would you pls help on this, thanks!

Customer want to know when PRE, CLR and CLK are all high level(continues high voltage on these pins), then what should the working status of SN74LVC1G74? Or what's Q and /Q should be? Will SN74LVC1G74 be working in undetermined status?

The second question: In our datasheet, the "Input transition rise or fall rate" have maxim value, showed as below:

So the question is if the Input transition rise or fall rate can't meet above specific(Very slow slop), then what will happen?

Best regards,

Sulyn

  • Hi Sulyn,

    It depends on what level D is at when the clk goes high.

    For the second question please refer to this app note:

    www.ti.com/.../scba004d.pdf

    Check out our new AXC family of Voltage Translators! 

    Watch the Introduction to AXC Family to find out more about the family.

  • In reply to Dylan Hubbard:

    Hi Dylan,

    Thanks for your support! The second question now is very clear to me now.

    For the first question, as you can see we have the clear status when /PRE, /CLR, CLK are HHL as I showed below. But we don't have a confirmed status for HHH (/PRE is high, /CLR is high and CLK is high, pls note, high not mean rising edge, but keep high level voltage).

    So in this situation, what will the Q and /Q? Will SN74LVC1G74 be in an undetermined status?

    Best regards,

    Sulyn

  • In reply to Sulyn ZHANG:

    Hi Team,
    Would you help on this question, thanks a lot!

    Best regards,
    Sulyn
  • In reply to Sulyn ZHANG:

    Hi Sulyn,

    Are you pulling it up to VCC? I still think the device will see a rising edge, but it depends on how the circuit is set up.

    Check out our new AXC family of Voltage Translators! 

    Watch the Introduction to AXC Family to find out more about the family.

  • In reply to Dylan Hubbard:

    Hi Dylan,

    Yes you can assume that all these pins are pulled to VCC, it keeps high voltage. So as I asked in last paste, what will the Q and /Q? Will SN74LVC1G74 be in an undetermined status?

    Best regards,

    Sulyn

  • In reply to Sulyn ZHANG:

    Hi Sulyn,


    Yes, since the clock pin is tracking Vcc it will be undetermined.

    Check out our new AXC family of Voltage Translators! 

    Watch the Introduction to AXC Family to find out more about the family.

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.