This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Part Number: SN74LVC8T245-Q1
I see the following note in the SN74LVC8T245-Q1datasheet:
"To ensure the high-impedance state during power up or power down, nOE should be tied to VCC through a pullup resistor"
Is this a requirement even for pins that are designated as inputs via the DIR pin? IE, if DIR is tied to Vcca and nOE is tied low throughout power-up, is there a risk that the A ports will be enabled and back-drive?
What if DIR and nOE are both tied to Vcca as Vcca is brought up, then nOE is pulled low, then Vccb is brought up last?
We are glad that we were able to resolve this issue, and will now proceed to close this thread.
If you have further questions related to this thread, you may click "Ask a related question" below. The newly created question will be automatically linked to this question.
Watch the Introduction to AXC Family
Read the app note on Glitch-free Power Sequencing for the AXC family
Evaluate the AXC8T245 EVM and watch the translation using the EVM
All content and materials on this site are provided "as is". TI and its respective suppliers and providers of content make no representations about the suitability of these materials for any purpose and disclaim all warranties and conditions with regard to these materials, including but not limited to all implied warranties and conditions of merchantability, fitness for a particular purpose, title and non-infringement of any third party intellectual property right. No license, either express or implied, by estoppel or otherwise, is granted by TI. Use of the information on this site may require a license from a third party, or a license from TI.
TI is a global semiconductor design and manufacturing company. Innovate with 100,000+ analog ICs andembedded processors, along with software, tools and the industry’s largest sales/support staff.