Hello!
Which family of TI logic devices has the least additive jitter for buffers ( with enable input ) if they are used to switch clocks?
This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Hello!
Which family of TI logic devices has the least additive jitter for buffers ( with enable input ) if they are used to switch clocks?
we do not take jitter measurments on standard logic devices so we would have no way to know.
Customers seam to use LVC in low jitter applications.