SN74AVC1T45DBVR additive jitter

Anoop Joshi

Expert 1115 points

Hi,

Can you please comment on the estimated SN74AVC1T45DBVR additive jitter

Thanks,

Anoop

over 8 years ago

0 Emrys Maier over 8 years ago

TI__Guru* 96591 points

Moving to voltage translation for support.

0 Jennifer Joseph over 8 years ago

TI__Intellectual 2530 points

Hi Sorry, we do not spec jitter. I see this spec'd in clock buffer translators.
The closest information that you can derive is the max skew, from the propagation delays.
Thanks

0 Anoop Joshi over 8 years ago in reply to Jennifer Joseph

Expert 1115 points

Hi Jennifer,

Oh ok, thanks for the confirmation

Thanks,
Anoop

0 Anoop Joshi over 8 years ago in reply to Jennifer Joseph

Expert 1115 points

Hi Jennifer,

I've decided to use a clock buffer instead to be on the safer side. Still, for curiosity sake, is it possible to give a broad estimate of the possible order of jitter from SN74AVC1T45DBVR, do you think it'd probably be>50ps or lesser than that, ie an informed guess if possible?

Thanks,
Anoop

Logic

Logic forum

SN74AVC1T45DBVR additive jitter