Please help me, if possible, on a TI device question. The TPIC6A596 is a Power logic, 8-bit shift register.
One of our EE design engineers asks:
(1) What is the maximum negative voltage that may be applied on the drain pins?
(2) What is the maximum clamp current specified for drain pins?
Thanks so much.