• State Resolved
  • Locked Locked
  • Replies 1 reply
  • Subscribers 18 subscribers
  • Views 451 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

SN74HC165: request schematic review

TS Yang
Genius 4800 points
Part Number: SN74HC165

Hello,

I'd like to use TI's SN74HC165PW shift register at our network application.

I have configured a 16-bit register with TI PISO shift register pair as shown in the attached below. Is there any problem in schematic?

TI shift review.pdf

thanks,

TS

  • 0
    TI__Guru* 96591 points
    Hello TS,
    On U143, the D, E, and F inputs need to be terminated at a valid logic level (GND or Vcc) - otherwise you will have floating CMOS inputs that could cause excessive current.

    Otherwise, the schematic is correct.

    There is one concern with the layout -- just be sure that the traces don't add too much delay to the clock signal between the linked shift registers. If anything, it is best to have the last register in the chain shift first. Preferably, the clock signal will reach all the devices at the same time.