I am using three of these counters clocked from an encoder that provides 2048 pulses per revolution. Even though the CLR pulse occurs at the right time the twelfth bit (MSB) continues to count without resetting. In the past the twelfth bit stayed low. Now it stays high for one clock pulse extra and then resets with the rest of the bits.