This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Flip-flops, latches, and registers do not have a default state on power up. The output is in an 'unknown' state until data is clocked through.
This is because the underlying latch circuit used to store the output value is inherently unstable at startup. It could become a HIGH or a LOW at the output, and the value is impossible to determine before it is measured.
The most basic CMOS latch circuit is shown here:
When Vcc = 0V, all values in the CMOS circuit are 0V and it's easy to determine the output (0V), however as the supply increases, it becomes impossible to know which side of the latch will be "HIGH" and which side will be "LOW" when the system reaches steady state without additional information. It's very easy for a latch like this to have different states on each successive startup.
All content and materials on this site are provided "as is". TI and its respective suppliers and providers of content make no representations about the suitability of these materials for any purpose and disclaim all warranties and conditions with regard to these materials, including but not limited to all implied warranties and conditions of merchantability, fitness for a particular purpose, title and non-infringement of any third party intellectual property right. No license, either express or implied, by estoppel or otherwise, is granted by TI. Use of the information on this site may require a license from a third party, or a license from TI.
TI is a global semiconductor design and manufacturing company. Innovate with 100,000+ analog ICs andembedded processors, along with software, tools and the industry’s largest sales/support staff.