Part Number: SN74LV221A
If we have port A low and we pulse the port B a second time during the discharge of the external capacitor, the output pulse is either shorter than expected, or worse just a single very short pulse! We would expect that the second pulse would be ignored (as it is with HEF4528 and stated in your datasheet). We have an RC of 1nF capacitor and 1.5k resistor. As you may see on the fist attached picture (ptm1), we have the second pulse ignored if it arrives after the full discharge of the capacitor. On the second picture (ptm2), we have the second pulse during the discharge of the capacitor, which reduces the length of the output pulse. On picture three (ptm3) it is even worse, because the output pulse length is the difference between the two input pulses. (note : blue trace is input on pin B, purple trace is capacitor on RX/CX pin, green trace is output Q) If a third pulse arrives, it retriggers the monostable!!! Strange situation for a NON-retriggerable monostable. Please note that the input pulses width (~20ns) are larger than the ones specified in your datasheet (min 5ns). In your datasheet it is written: "Once triggered, the outputs are independent of further transitions of the A and B inputs and are a function of the timing components". It is clearly not the case! Our "clear" input is still and not noisy, so it cannot come from this source. Do you have an idea on how to overcome this?
Welcome to the forum! Can I get the third scope shot (ptm3) zoomed in on the time scale to 50 ns. Can you also put the one of the markers to monitor the purple trace voltage right when the output pulse stops. I want to see a what voltage the causes the output to stop so I can verify if the issue is with the comparator internal to the device.
Also, have you used another device and witnessed the same issue with the new device placed in the same circuit?
Check out our new AXC family of Voltage Translators!
Watch the Introduction to AXC Family to find out more about the family.
We are glad that we were able to resolve this issue, and will now proceed to close this thread.
If you have further questions related to this thread, you may click "Ask a related question" below. The newly created question will be automatically linked to this question.
In reply to Dylan Hubbard:
Here is a zoom on the signals to 50ns/div. The pulses are 15ns long with 54ns between them. This is the maximum delay between the pulses for this phenomenon to appear. The capacitor discharges to 2.6V only.
Once I enlarge to 51ns, the pulse is shorter than expected by the RC ratio, but longer than the difference between the two input pulses as shown here.
Just for fun I tried instead of the initial 1nF capacitor and 1.5k resistor, a capacitor of 10nF to see if the capacitor discharges to the same level of 2.6V. It appears that it only discharges to 3.54V only for the phenomenon to appear (see ptm_10nF picture). The pulses here are 26ns long (no influence on the phenomenon) and the time between the two rising edges is 284ns !!!
In reply to Nicolas Voumard:
We have tested the 74HC221 and 74HCT221 on the same test-bench with the same conditions and they does not react the same way. On those families, the second pulse is clearly ignored as mentioned in the datasheets. However, the propagation delay is bigger (15 - 20 ns more) than the 74LV221. This was the reason why we took the LV family...
Thanks for getting me this scope shot and taking additional data points. I'm ordering some samples of my own so I can try to replicate this as well. I see devices from other families are working fine, but were you able to run a test with a different 74LV221 device?
Yes, we have a whole batch of 250 cards that have the same problem. I have made the same measure on five of them and they all have this problem.
However, all the 74LV221 come from the same batch and I have not tested pieces coming from another batch.
Thanks for those details. I've ordered samples and will set up a test circuit to run some tests of my own. I expect to provide results within a weeks time.
Could I get a schematic of this device so I can replicate it on my test set up?
All content and materials on this site are provided "as is". TI and its respective suppliers and providers of content make no representations about the suitability of these materials for any purpose and disclaim all warranties and conditions with regard to these materials, including but not limited to all implied warranties and conditions of merchantability, fitness for a particular purpose, title and non-infringement of any third party intellectual property right. No license, either express or implied, by estoppel or otherwise, is granted by TI. Use of the information on this site may require a license from a third party, or a license from TI.
TI is a global semiconductor design and manufacturing company. Innovate with 100,000+ analog ICs andembedded processors, along with software, tools and the industry’s largest sales/support staff.