1. Rise time for SDIO CLK is specified in the WL1273 data sheet as 4.3ns MAX. Is this spec interpreted correctly to mean that the fastest allowed transition on CLK is 4.3nS, and slower rise times are acceptable (such as 11ns), but rise times faster than 4.3nS (such as 1nS) are not acceptable.
The other interpretation is that the number 4.3 is the MAX, and then smaller numbers are allowed such as 1 nS.
2. Are there any known trends for the SDIO CLK input logic thresholds at low temperatures?
Thanks for your help!
i forward the question to our HW engineer
I understand the confusion –
MAX rise time of 4.3ns – it is from the numeric point of view. 1 ns rise time is acceptable. 11ns is not acceptable.
TRIO spec shows the exact same numbers as the SDIO spec.
These numbers are true across temperature and process, down to -40C.
All content and materials on this site are provided "as is". TI and its respective suppliers and providers of content make no representations about the suitability of these materials for any purpose and disclaim all warranties and conditions with regard to these materials, including but not limited to all implied warranties and conditions of merchantability, fitness for a particular purpose, title and non-infringement of any third party intellectual property right. TI and its respective suppliers and providers of content make no representations about the suitability of these materials for any purpose and disclaim all warranties and conditions with respect to these materials. No license, either express or implied, by estoppel or otherwise, is granted by TI. Use of the information on this site may require a license from a third party, or a license from TI.
TI is a global semiconductor design and manufacturing company. Innovate with 100,000+ analog ICs andembedded processors, along with software, tools and the industry’s largest sales/support staff.