After set high
bit "SOFTRESET" in the "DmaRegs.CH1.CONTROL" register
have I to wait some cycles to ensure DMA complete current READ/WRITE operation ?
This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
After set high
bit "SOFTRESET" in the "DmaRegs.CH1.CONTROL" register
have I to wait some cycles to ensure DMA complete current READ/WRITE operation ?