Hi All,
I believe the DigitalCompare module cannot 'latch' as a cycle by cycle event, I was wondering if the AQTSRCSEL events could be an alternative. But I can't find much info on this. Is there a some kind of priority for these events? or how does these work? If I have multiple events or trips in a switching period the the output will starts toggling?
Best regards.
Tjarco