In the SPRZ002E there we found this advisory: "The CAN_IFR bit that causes an interrupt must be cleared as early as possible within the ISR."
So we cleared the MIF bit the corresponding mailbox bits BEFORE we read out the data of the mailbox.
We had some lost messages then and think the mailbox can be overwritten by an new message if the MIF bit is cleared to early.
Now we clear bit MIF bit AFTER reading the mailbox again and stay as long in the interrupt as all MIF bit are reset. Is this correct?
Best regards,
Wolfgang