When using SPI with RX fifo, the RXFFOVF flag is set when more than 4 words are received (2803x, 2806x).
Is the SPISTS.7 bit (RECEIVER OVERRUN FLAG) set in this case, too?
Or when is SPISTS.7 set when using RXfifo?
Thanks in advance, Stephan
This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
When using SPI with RX fifo, the RXFFOVF flag is set when more than 4 words are received (2803x, 2806x).
Is the SPISTS.7 bit (RECEIVER OVERRUN FLAG) set in this case, too?
Or when is SPISTS.7 set when using RXfifo?
Thanks in advance, Stephan
Stephan
Short answer: The SPISTS.RECEIVER OVERRUN FLAG is not set if FIFO is used.
Longer Answer: The SPISTS should not be used when using FIFO mode. If the FIFO is enabled, the SPI itself will be reading the SPIRXBUF and copying it to the FIFO. If Using FIFO, use the RXFFOVF Flag to detect FIFO overflow.
-Mark