TI E2E Community
[CLA] CLA and CPU message RAM arbitration
Welcome to the C2000™ Microcontrollers Section of the TI E2E Support Community. Ask questions, share knowledge, explore ideas, and help solve problems with fellow engineers. To post a question, click on the forum tab then "New Post".
Q: If there are two operations, such as
CPU write and CLA read, to the same variable in the CPU to CLA message RAM,
which one will be firstly to be executed? And after this operation, will the
left one to be done immediately, or to be ignored?
A: Both accesses will be serviced, highest priority first. The arbitration is described in the appendix of the CLA Ref Guide. This also applies to different variables within the same message RAM. http://www.ti.com/lit/spruge6
All content and materials on this site are provided "as is". TI and its respective suppliers and providers of content make no representations about the suitability of these materials for any purpose and disclaim all warranties and conditions with regard to these materials, including but not limited to all implied warranties and conditions of merchantability, fitness for a particular purpose, title and non-infringement of any third party intellectual property right. TI and its respective suppliers and providers of content make no representations about the suitability of these materials for any purpose and disclaim all warranties and conditions with respect to these materials. No license, either express or implied, by estoppel or otherwise, is granted by TI. Use of the information on this site may require a license from a third party, or a license from TI.
TI is a global semiconductor design and manufacturing company. Innovate with 100,000+ analog ICs andembedded processors, along with software, tools and the industry’s largest sales/support staff.