• Join
  • Sign In with my.TI Login
Texas Instruments
  • Products
  • Applications
  • Tools & Software
  • Support & Community
  • Sample & Buy
  • About TI
Sample & Purchase Cart Sample & Purchase Cart
  • Search
  • Advanced
TI E2E™ Community
  • Support Forums
  • Blogs
  • Groups
  • Videos
  • 简体中文
  • More ...
TI Home » TI E2E Community » Support Forums » Microcontrollers » Hercules™ Safety Microcontrollers » Hercules™ Safety Microcontrollers Forum » TMS570 HET Instrucation ECMP
Share
Hercules™ Safety Microcontrollers
  • Forum
  • E2E Wiki
Options
  • Subscribe via RSS

TMS570 HET Instrucation ECMP

TMS570 HET Instrucation ECMP

This question is answered
Brent Shen
Posted by Brent Shen
on Jun 19 2012 09:14 AM
Intellectual315 points

Hi there,

I have a few questions regarding ECMP.

1) In Section 18.7 of TMS570 TRM (Page 1358), I saw "Enable Pin action" and "Opposite action" in the execution algorithm of ECMP. Are they bit 4 & bit 3 of the Control Field of ECMP (e.g. C[4] Enable Pin Action & C[3] Opposite Pin Action)? Is the combination of the two bits, C[4:3], defines the action type?

2) When the action type of ECMP is set to PULSEHI and the Z Flag is set by CNT, the specified pin (e.g CC0) will change its logic state from high to low, right?

3) Does this pin opposite action apply in the case where the action type of ECMP is set to PULSELO? The reason I am asking this question is because C[4:3] = 11b for PULSEHI and 10b for PULSELO, and if C[3] is the Oppostite Pin Action, then the pin opposite action is supposed to take effective for PULSEHI, but not for PULSELO.

Thanks a lot,

Brent Shen

Report Abuse
  • Reply
You have posted to a forum that requires a moderator to approve posts before they are publicly available.
All Replies
  • Diwakar Bansal
    Posted by Diwakar Bansal
    on Jun 19 2012 14:46 PM
    Verified Answer
    Verified by Brent Shen
    Intellectual1280 points

    Hello Brent, Thanks for posting.

    1. Bits C4:C3 control the action of the pins, from one of the following: [action={CLEAR | SET | PULSELO | PULSEHI}], "Enable pin action" is bit 22. I am trying to get more details on what controls the "opposite action".

    2. Correct. As shown in the example on page 1255, after Z is set, on the next loop resolution cycle the pin will change the state from high to low.

    3. The opposite would also apply to PULSELO.

    I will confirm the details of "opposite action" and add to the post.

    Best regards,
    Diwakar

    ECMP
    Report Abuse
    • Reply
    You have posted to a forum that requires a moderator to approve posts before they are publicly available.
  • Jean-Marc Mifsud
    Posted by Jean-Marc Mifsud
    on Jun 19 2012 22:28 PM
    Verified Answer
    Verified by Brent Shen
    Expert8985 points

    Brent,

    The opposite action is taken at the next loop clock edge when the cnt instruction reaches the max specified value.

    So yes it applies to any action.

    Regards,

    Jean-Marc

    Best regards,

    Jean-Marc

    Application Engineer


    If my reply answers your question please click on the green button "Verify Answer".

    Report Abuse
    • Reply
    You have posted to a forum that requires a moderator to approve posts before they are publicly available.
  • Brent Shen
    Posted by Brent Shen
    on Jun 20 2012 07:54 AM
    Intellectual315 points

    Hi Jean-Marc,

    Thank you for the info above. I have one more question. If a pin action of PULSEHI is specified by ECMP, is the initial logic state of that pin (before the action is taken) logic low? Similiarly, if a pin action of PULSELO is specified by ECMP, is the initial logic state of that pin logic high? I don't have to use some other instruction to set the initial logic state of that pin before using ECMP, right?

    Thanks a lot,

    Brent Shen 

    Report Abuse
    • Reply
    You have posted to a forum that requires a moderator to approve posts before they are publicly available.
  • Charles Tsai
    Posted by Charles Tsai
    on Jun 20 2012 08:30 AM
    Verified Answer
    Verified by Brent Shen
    Prodigy550 points

    Hello Brent,

      Regardless of the PULSEHI or PULSELO the default state of the pin is initially low after reset. You can initially set the pin high manually by writing to DATAOUT register and use the PULSELO so that when there is a compare match by the ECMP, the pin will go low and go back high when opposite action is taken which is when the Z flag is set. If you don't initially set the pin high using DATAOUT register and use the PULSELO then you will just need to wait for the CNT instruction to expire the virtual counter once and afterward everything should work accordingly.

     

    regards,

    Charles 

    Report Abuse
    • Reply
    You have posted to a forum that requires a moderator to approve posts before they are publicly available.
TI E2E™ Community
  • Support Forums
  • Blogs
  • Videos
  • Groups
  • Site Support & Feedback
  • Settings
TI E2E™ Community Groups
  • TI University Program
  • Make the Switch
  • Microcontroller Projects
  • Motor Drive & Control
Other Communities
  • Deyisupport
  • Designsomething.org
  • beagleboard.org
  • TI on Element 14
  • TI on TechXchangeSM
Other Technical & Support Resources
  • WEBENCH® Design Center
  • Product Information Centers
  • Technical Documents
  • TI Design Network
  • TI Technical Articles
  • TI Training

All content and materials on this site are provided "as is". TI and its respective suppliers and providers of content make no representations about the suitability of these materials for any purpose and disclaim all warranties and conditions with regard to these materials, including but not limited to all implied warranties and conditions of merchantability, fitness for a particular purpose, title and non-infringement of any third party intellectual property right. TI and its respective suppliers and providers of content make no representations about the suitability of these materials for any purpose and disclaim all warranties and conditions with respect to these materials. No license, either express or implied, by estoppel or otherwise, is granted by TI. Use of the information on this site may require a license from a third party, or a license from TI.

Content on this site may contain or be subject to specific guidelines or limitations on use. All postings and use of the content on this site are subject to the Terms of Use of the site; third parties using this content agree to abide by any limitations or guidelines and to comply with the Terms of Use of this site. TI, its suppliers and providers of content reserve the right to make corrections, deletions, modifications, enhancements, improvements and other changes to the content and materials, its products, programs and services at any time or to move or discontinue any content, products, programs, or services without notice.

Follow Us Texas Instruments on Facebook Texas Instruments on Twitter Texas Instruments on LinkedIn Texas Instruments on Google+
TI Worldwide | Contact Us | my.TI Login | Site Map | Corporate Citizenship | mobile m.ti.com (Mobile Version)

TI is a global semiconductor design and manufacturing company. Innovate with 100,000+ analog ICs and
embedded processors, along with software, tools and the industry’s largest sales/support staff.

© Copyright 1995-2013 Texas Instruments Incorporated. All rights reserved.
Trademarks | Privacy Policy | Terms of Use