I perform the following steps to perform Check for Redundant Address Decoding error within BTCM Port :
RAMECCREG.RAMTEST.word = (0x01U << 6) | 0x0AU; /* BTCM0 */ RAMECCREG.RAMTEST.word = (0x01U << 8) | (0x01U << 6) | 0x0AU; /* BTCM0 */
I get RAMECCREG.RAMERRSTATUS.word Bit 2 as SET and ESM Group 2 Channel 6 [Even Bank] as SET
Then I write Bit 2 as HIGH within RAMERRSTATUS Register and also Clear ESM Group 2 Channel 6 Bit by writing HIGH.
Do I have to clear any other register within RAM Register SET in order to keep BTCM Port responsive to real errors at the end of the above mentioned Checking of BTCM Port?
We received your question. It has been assigned. One of our experts will get back with you.
All uncorrectable errors on accesses to tightly-coupled CPU RAM cause the faulting address to be captured in the TCRAM module status registers. This register does need to be cleared before the TCRAM module can respond to future uncorrectable RAM errors. The device TRM's "Tightly-Coupled RAM Interface Module" chapter details this mechanism.
The application note and accompanying example code for the safety initialization sequence (SPNA106) will also be updated to reflect this requirement.
In reply to Sunil Oak:
I couldn't find any section related to RAMTEST Register based ADDRESS Decoder Testing sequence within spnu517.pdf TRM.
My question is at the end of the above mentioned steps for testing using RAMTEST Register, do I have to read [MUST]1> only RAMUERRADDR Register in order to unfreeze the last error capture or2> RAMUERRADDR and RAMSERRADDR Registers bothor3>only RAMSERRADDR Registeror4>neither of RAMSERRADDR and RAMUERRADDR registers [Don't CARE]?Which one case from the above is TRUE?
In reply to Pashan None:
Attached Page from TRM [spnu517.pdf] about the confusion. I think it is telling that Option 4 of the last mail during RAMTEST Register based testing.Please confirm which Option from the last mail is TRUE for this RAMTEST based testing.Thank you.RegardsPashan
For clearing the error flags set by the redundant address decode fail caused via the RAMTEST register, you do not need to read the RAMSERRADDR or the RAMUERRADDR registers.
All content and materials on this site are provided "as is". TI and its respective suppliers and providers of content make no representations about the suitability of these materials for any purpose and disclaim all warranties and conditions with regard to these materials, including but not limited to all implied warranties and conditions of merchantability, fitness for a particular purpose, title and non-infringement of any third party intellectual property right. TI and its respective suppliers and providers of content make no representations about the suitability of these materials for any purpose and disclaim all warranties and conditions with respect to these materials. No license, either express or implied, by estoppel or otherwise, is granted by TI. Use of the information on this site may require a license from a third party, or a license from TI.
TI is a global semiconductor design and manufacturing company. Innovate with 100,000+ analog ICs andembedded processors, along with software, tools and the industry’s largest sales/support staff.