Part Number: TMS570LS3137
Tool/software: Code Composer Studio
right now i am trying to impliment the bootloader and application project on the tms570HDK,both the bootloader and the app use UCOS-II and tftp (lwip).
most scenario you talked about are like this :
_c_int00 ;0x00 Bootloader reset b #0x7ff8 ;0x04 undefined_instruction, branch to application b #0x7ff8 ;0x08 software_interrupt, branch to application b #0x7ff8 ;0x0C prefetch_abort, branch to application b #0x7ff8 ;0x10 data_abort, branch to application b #0x7ff8 ; reserved, branch to application ldr pc,[pc,#-0x1b0] ;0x18 ldr pc,[pc,#-0x1b0] ;0x1C
The application vector table at the address 0x8000 should look as follows.
b _c_int00 ;0x00 application reset b _undef_ISR; 0x04 undefined_instruction b _swi_ISR ;0x08 software_interrupt b _prefetch_abort_ISR ;0x0C prefetch_abort b _data_abort_ISR ;0x10 data_abort b _reserved_ISR ; reserved ldr pc,[pc,#-0x1b0] ;0x18 ldr pc,[pc,#-0x1b0] ;0x1C
in all these cases ,the irq using the vector mode,and in the boot proj, the udef ,abort , swi have no ISR,,they just jump to the app‘s ISR.
so is the spna236,
but for the ucos project, the IRQ have to use index mode (legacy arm7 mode ) ，and all the exceptions have to be down in the bootloader .
can you give me some advice?
or if the sharing vectors in sram method described in spna236 works ,can you give me some specific suggestions about how to do in the app?
i am stucking here for a month ,realy need your help!
thank you !
Thanks and Regards,
In reply to Chuck Davenport:
thank you for your help!
i think it is hard to know the adress of the "do_app_excep_process" in the bootloader programm,cause Bootloader and app are two seperate CCS Proj.
i think the way is to share the vector table in ram , right now my proj works, but i am not sure if there are still some hidden danger or bugs.
as in the app report spna236 chapter 3 considered several considerrations, and refer to the "TMS570 and vectors forwarding to application from bootloader "
[ https://lists.rtems.org/pipermail/devel/2015-November/012878.html ]
they finally choose the RAM vector and POM, but the code is less, i can't understand how to impliment it .
is it possible that you can give me the email of the auther who write SPNA236, so i can ask him some question?
In reply to guodong yao:
All content and materials on this site are provided "as is". TI and its respective suppliers and providers of content make no representations about the suitability of these materials for any purpose and disclaim all warranties and conditions with regard to these materials, including but not limited to all implied warranties and conditions of merchantability, fitness for a particular purpose, title and non-infringement of any third party intellectual property right. TI and its respective suppliers and providers of content make no representations about the suitability of these materials for any purpose and disclaim all warranties and conditions with respect to these materials. No license, either express or implied, by estoppel or otherwise, is granted by TI. Use of the information on this site may require a license from a third party, or a license from TI.
TI is a global semiconductor design and manufacturing company. Innovate with 100,000+ analog ICs andembedded processors, along with software, tools and the industry’s largest sales/support staff.