Hercules™ Safety Microcontrollers

Browse by Tags

Hercules™ Safety Microcontrollers

Welcome to the Hercules™ Safety Microcontrollers Section of the TI E2E Support Community. Ask questions, share knowledge, explore ideas, and help solve problems with fellow engineers. To post a question, click on the forum tab then "New Post".

Tags
You have subscribed to this tag. To view or manage your tag subscriptions, click here.   Close
You have unsubscribed from this tag. To view or manage your tag subscriptions, click here.   Close
You are currently viewing:
MIBSPI DMA
Related Posts

  • Forum Post: Re: DMA Example Code & Header Files

    Jean-Marc Mifsud
    Anthony, Here is a code example using MIBSPI and DMA to transfert data. (Please visit the site to view this file) Regards, Jean-Marc
    on Sep 8, 2010

  • Forum Post: MIbSPI Transfer Group Sequencer operation and trigger mechansim

    Pashan
    Hello, I find the following statement within TRM under BUFMODE bit definition of MultiBuffer RAM fields : suspend single-transfer mode. Suspend-to-wait until the corresponding TXFULL flag is set (i.e. the sequencer stops at the current buffer until new transmit...
    on Sep 24, 2010

  • Forum Post: MibSPI DMAxCTRL Register for Transmit as well as Receive when more than one Multi Buffer is being used

    Pashan
    Hello, I am trying to use a DMAxCTRL Register within MibSPI to perform Transmit and Receive using 4 MutiBuffer RAM. My SPI Message Block size is 64-Bits and MibSPI on TMS570 side is being used as SPI MASTER. How do I use the BUFID field within DMAxCTRL to transfer SPI 64-Bit data first using...
    on Sep 26, 2010

  • Forum Post: Timestamping of SPI Slave Receive on TMS570

    Tony Morrell
    Hi I need to accurately timestamp the time of receipt of an SPI message on the slave. My thought is to use DMA to transfer the system clock to some RAM location for future interrogation. This DMA transfer would occur on either SPI slave chip select or end of receive (transfer group complete). ...
    on Feb 24, 2011

  • Forum Post: Re: Which interrupt registers and flags are used in MibSPI mode and compability spi mode

    Prathap
    Hi Fumin Li For both MIBSPI and Compatibility mode register INTVECT0 ( for Highlevel interrupt) and INTVECT1(For Low level Interrupt) hold the pending Interrupt status. Read INTVECT0 / INTVECT1 register depending the on the Interrupt level enabled, and decode to figure out pending interrupt. ...
    on Nov 24, 2011

  • Forum Post: MibSPI with DMA

    Alex Spivak
    I am trying to setup MibSPI with the DMA and for some reason the DMA is not activated when I set the TXDMAENA bit in DMAxCTRL. At first I setup a DMA channel 13 to work with MibSPI, but I was using the DMA just to copy the data from RAM into the SPI RAM. That worked fine as soon as I set the software...
    on Jan 27, 2012

  • Forum Post: Re: MibSPI with DMA

    Alex Spivak
    Hi Kumar, In regards to you answers: 1. I understand now that the offset is always in bytes. I originally thought that the offset is in elements. It is called "element offset". It is a bit confusing. Maybe it can be clarified in the next TRM release. 2. In the example the buffer size...
    on Feb 14, 2012

  • Forum Post: Re: MibSPI with DMA

    Alex Spivak
    Hi Sunil, Thanks for the response. I am attaching the driver files (Please visit the site to view this file) . I thought that I finally I understood how the MibSPI works, but what I tried after that, didn’t work either. I am currently using MibSPI/DMA only for writing data to MRAM....
    on Mar 16, 2012

  • Forum Post: Re: MibSPI with DMA

    Alex Spivak
    Hi Sunil, It finally worked for me. In addition to what you mentioned, I had to disable the Oneshot mode in TGxCTRL, otherwise the SPI won't work after the first transmission. I also had to clear the NOBRK bit, otherwise the other groups could never be transmitted after the MibSPI group is...
    on Mar 26, 2012

  • Forum Post: Re: MibSPI with DMA

    Alex Spivak
    Hi Sunil, The only way I was able to disable the CS after the transfer, is using the SPI interrupt. Your suggestion to use another DMA channel doesn’t work because the chained DMA channel will be triggered after the first DMA transfer and not the whole block. I don’t understand why it...
    on Mar 31, 2012

  • Forum Post: Re: MibSPI with DMA

    Alex Spivak
    Hi Sunil, Unfortunately, at this point I believe that MibSPI/DMA functionality is buggy on the processor I’m working on (TMS570LS3137). I thought that somehow I made it to work, but I did my test on two data sets of 64 bytes each and I believed that all I have to do now is increase the ICOUNT...
    on Apr 3, 2012

  • Forum Post: Re: MibSPI with DMA

    Alex Spivak
    Hi Sunil, Just to let you know, I was able to make it work eventually. I used DMA BTC interrupt to trigger the additional DMA channel that updates the buffer control field to release the chip select. Another thing that I found out is that the PCP of the DMA channel that does the transfer cannot...
    on Apr 9, 2012

All content and materials on this site are provided "as is". TI and its respective suppliers and providers of content make no representations about the suitability of these materials for any purpose and disclaim all warranties and conditions with regard to these materials, including but not limited to all implied warranties and conditions of merchantability, fitness for a particular purpose, title and non-infringement of any third party intellectual property right. TI and its respective suppliers and providers of content make no representations about the suitability of these materials for any purpose and disclaim all warranties and conditions with respect to these materials. No license, either express or implied, by estoppel or otherwise, is granted by TI. Use of the information on this site may require a license from a third party, or a license from TI.

Content on this site may contain or be subject to specific guidelines or limitations on use. All postings and use of the content on this site are subject to the Terms of Use of the site; third parties using this content agree to abide by any limitations or guidelines and to comply with the Terms of Use of this site. TI, its suppliers and providers of content reserve the right to make corrections, deletions, modifications, enhancements, improvements and other changes to the content and materials, its products, programs and services at any time or to move or discontinue any content, products, programs, or services without notice.

TI Worldwide | Contact Us | my.TI Login | Site Map | Corporate Citizenship | mobile m.ti.com (Mobile Version)

TI is a global semiconductor design and manufacturing company. Innovate with 100,000+ analog ICs and
embedded processors, along with software, tools and the industry’s largest sales/support staff.

© Copyright 1995-2013 Texas Instruments Incorporated. All rights reserved.
Trademarks | Privacy Policy | Terms of Use