Hi everyone,
Can anyone help me in correcting the below code for continuous mode PWM generation with varying duty cycle from 25%, 50%, 75%, frequency can be anything.
The below code is not varying the PWM period. so please let me know what should be OUTMOD configuration and CCR1 value.
#include "msp430.h"
void main(void)
{
WDTCTL = WDTPW+WDTHOLD; // Stop watchdog timer
P1SEL |= 0x40;
P1DIR |= 0x40; // P1.0 output
CCTL1 = OUTMOD_7;
TACTL = TASSEL_2 + MC_2 + ID_3 ; // SMCLK, contmode
while(1)
CCR1 += 50;
__delay_cycles(100000);
}
Regards,
Santosh.
It should.
But since you're running the timer in cont mode (MC_2), it counts from 0 to 65535.Assuming 1MHz for SMCLK, one timer tick is 1µs.Firs tloop TA1 should be on for 50µs, off for 65485µs (~0.1% duty cycle).Next ti will be the same as you have a wait for 100k cycles while the next timer loop begins after 65536 cycles. Third cycle will be with 0.2% duty cycle and so on.
Instead of doing a wait for 100k cycles, you should rather look for TAIFG bit in TACTL1. If it is set, a timer overrun has occured (one cycle has passed) and you can go for the next step. Then manually clear the TAIFG bit!
However, with the timer in cont mode, it takes 655 cycles = 43s to reach 50% duty cycle with a stepsize of 50. With your code, it will take ~66s.
Well, you don't write which MSP you use, so I cannot check whether you're using the right output pin at all :)
P.s: with the current setup, PWM frequency is 15.26Hz
_____________________________________Before posting bug reports or ask for help, do at least quick scan over this article. It applies to any kind of problem reporting. On any forum. And/or look here.If you cannot discuss your problem in the public, feel free to start a private conversation: click on my name and then 'start conversation'. But please do so only if you really cannot do it in a public thread, as I usually read all threads. And I prefer to answer where others can profit from it (or contribute to it) too.