Hi all,
In SLAS677B, on Page 2, Table 1 claims that there are two USCI_A (which can be configured as UART/LIN/IrDA/SPI) for MSP430F5308 in PT/RGZ package. This can also be seen in Fig on Page 5 (Functional Block Diagram). However, in Fig on Page 6 (Pin Designation for PT/RGZ package) and in Table 3 (Terminal Functions) no pins are designated as USCI_A0 (there is only USCI_A1) for the PT/RGZ package.
Q1: How many USCI_A are available for MSP430F5308 in PT/RGZ package?
Q2: If there are two USCI_A available, which two pins are USCI_A0 RX and USCI_A0 TX?
Regards
I don't have access to my datasheets right now, but it is possible that the USCI_A0 signals can be assigned dynamically to a collection of port pins using the port mapping controller.
_____________________________________Before posting bug reports or ask for help, do at least quick scan over this article. It applies to any kind of problem reporting. On any forum. And/or look here.If you cannot discuss your problem in the public, feel free to start a private conversation: click on my name and then 'start conversation'. But please do so only if you really cannot do it in a public thread, as I usually read all threads. And I prefer to answer where others can profit from it (or contribute to it) too.
Yes, as Jens-Michael said you can remap P4 pins to any peripheral available to the port. By default P4.4 and P4.5 are mapped to UCA1_TX and UCA1_RX, and you can map any of the other 6 pins to UCA0_TX and UCA0_RX.
Tony