• State TI Thinks Resolved
  • Locked Locked
  • Replies 2 replies
  • Answers 1 answer
  • Subscribers 79 subscribers
  • Views 217 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

SPI slave in Low power

Madan Dumpala
Prodigy 30 points

Hi,

I'm evaluating the design for low power application. Two MSP430 connected over SPI . One being master and other being slave.

I want the slave MCU to wake up on the receiving the byte from master. Does slave MCU can still get the byte being in sleep mode?

Slave MCU can be left in LPM4 mode and still get the data ?

  • 0
    TI__Guru**** 202106 points
    Hi Madan,

    With LPM4 this is not possible due to the limited number of wake-up sources during this mode. But if you are using LPM3 and ACLK to source the (e)USCI SPI peripheral then you will be able to receive the data, since ACLK remains active during LPM3.

    Regards,
    Ryan
  • 0 in reply to Ryan Brown1
    Guru 16361 points
    It might be possible to use a GPIO interrupt on the SPI chip select line (assuming you have one). The slave could then sit in LPM4 with USCI disabled until CS was asserted. When the GPIO interrupt fires it would enable the USCI to receive, and enter one of the power modes where the USCI is operational.

**Attention** This is a public forum