Hi champs,
we cannot find logic level definitions for SDA line in DS:
- what are Vin-low_max and Vin-high_min thresholds when using I2C bus
- what is RDS_on of open drain FET
Customer need detaisl to calculate worst case scenario for his use case.