• State
  • Locked Locked
  • Replies 2 replies
  • Subscribers 30 subscribers
  • Views 173 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TM4C1231E6PZ: 3.3V power shock

zhang ping
Genius 3195 points
Other Parts Discussed in Thread: TM4C1231E6PZ

When the system is turned on and off, if the 3.3V power supply oscillates repeatedly (3.3 to 0), the processor tm4c1231e6pz will be damaged. For example, as shown in the figure below, the processor will be damaged 100%. Please help to analyze this situation? And how to deal with it, so as to ensure that the processor will not be damaged when the power supply vibrates. We do this test mainly to ensure that the system will not be damaged in case of power supply oscillation.

  • 0
    Guru 117850 points

    Hello,

    There exist dedicated, "Power Supply Monitor ICs" - especially designed to 'buffer & protect' the MCU (along w/other critical board-level components) from such "impure power sources." 

    One of the "First & most important jobs of the MCU Designer/User is to 'INSURE' that PROPER POWER' is at all times - presented to the MCU!"    

    Asking the MCU - by itself - to resolve such unwanted power instability may not prove best.    (I'd suggest instead - a, "Power Pre-Stage" - which is deployed to, "Test for such Power Irregularities" - and "NEVER" to pass power through (to your MCU board and/or other boards/components) - under such "Unwanted & (proven) Damaging" conditions...)

  • 0
    TI__Guru 72500 points

    I cannot tell the ramp up time of the 3.3V supply, but make sure that it does not exceed the specification for Vbat. From page 13 of the datasheet:

    The other possible problem is if the I/O pins are powered when Vdd is powered off.