4470 processor board DDR size and frequence?

This question is answered

Posted by sam liu1

on Apr 29 2012 21:18 PM

Intellectual270 points

I have one 4470 processor board in hand.the ddr chip is B8164B3PF-1D-F .i want to double check ddr size and frequence.

this ddr Is 4G bit and max freq is 466Mhz ,is correct?

All Replies

Posted by Venkat Ramana Peddigari

on Apr 30 2012 01:22 AM

Expert4055 points

Hi Sam,

As per the OMAP4470 TRM, the maximum size for each DDR supported is 1 GB.

The two EMIFs allow:
• Connection between the device and LPDDR2-SDRAM memories. Support two CSs per EMIF
controller.
• PHY is the DDR physical interface, which implements data-rate conversion in compliance with
LPDDR2 JEDEC requirements.
• Memory density up to 8 Gbits supported per CS. Total address space is limited to 2GB = 16 Gbits

Also, OMAP4470 supports dual 466MHz LPDDR2 memory type compatible with previous chip sets namely OMAP4430/OMAP4460.

Please refer to the TI Website for OMAP4470 TRM at the following link:

http://www.ti.com/general/docs/wtbu/wtbudocumentcenter.tsp?templateId=6123&navigationId=12037

In your case, the OMAP4470 is using 512MB DDR (implies 4G Bit) at 466MHz of LPDDR2 memory type.

Thanks & Best Regards,

Venkat

Please click the Verify Answer button on this post if it answers your question
_____________________________________________

Be sure to read the OMAP4 Forum Guidelines & FAQ-

Posted by Gina Glaser

on Apr 30 2012 09:12 AM

Expert8055 points

Sam,

In addition to the good information provided by Venkat, I wanted to point you to the DDR configuration which is done in the x-loader:

http://git.omapzoom.org/?p=repo/x-loader.git;a=blob;f=cpu/omap4/sdram.c;h=84cd2721aa58eecf098dea431c3f8a39db3d0cc5;hb=omap4_dev

http://git.omapzoom.org/?p=repo/x-loader.git;a=blob;f=cpu/omap4/sdram_elpida.c;h=864d842f2946b665983e0042b5bed1f92bc96ab6;hb=omap4_dev

In these files, you can see the specific parameters, including size and speed, used for the 4470 SOMs on Blaze:

140 else if (rev >= OMAP4470_ES1_0)

141 #ifdef CORE_233MHZ

142 ddr_regs = &ddr_regs_elpida4G_466_mhz_1cs;

143 #else

144 ddr_regs = &ddr_regs_elpida4G_400_mhz_1cs;

145 #endif

76 const struct ddr_regs ddr_regs_elpida4G_466_mhz_1cs = {

77 .tim1 = 0x130F376B,

78 .tim2 = 0x3041105A,

79 .tim3 = 0x00F543CF,

80 .phy_ctrl_1 = 0x449FF408,

81 .ref_ctrl = 0x0000071B,

82 .config_init = 0x80800eb2,

83 .config_final = 0x80801ab2,

84 .zq_config = 0x500b3215,

85 .mr1 = 0x83,

86 .mr2 = 0x4

87 };

Regards,

Gina

Please click the Verify Answer button on this post if it answers your question

_______________________________________________________

Be sure to read the OMAP4 and OMAP5 Forum Guidelines and FAQ

Posted by sam liu1

on May 01 2012 20:52 PM

Intellectual270 points

Hi,Gina.

thank for your great point out the config file.

one more question i have B8164B3PF-1D-F data sheet about this DDR and this DDR is 8G bit size.

why you only config this DDR to 4G bit .

Best Regards.

SAM

Posted by Gina Glaser

on May 02 2012 08:05 AM

Verified Answer

Verified by sam liu1

Expert8055 points

Sam,

There is 4Gb (512MB) on each EMIF, for a total of 8Gb (1GB). You can see in the code, in sdram_elpida.c and sdram.c:

204 /* same memory part on both EMIFs */

205 do_ddr_init(ddr_regs, ddr_regs);

233 void do_ddr_init(const struct ddr_regs *emif1_ddr_regs,

234 const struct ddr_regs *emif2_ddr_regs)

Regards,

Gina

Please click the Verify Answer button on this post if it answers your question

_______________________________________________________

Be sure to read the OMAP4 and OMAP5 Forum Guidelines and FAQ