As i want to access the cortex a9 core 0 and core 1 from omap4430 (on panda board)
I thought i can use the IPC and Manual also suggest me the same(if am not wrong in my previous post).
But from the below link ,i got some thatt i can't use IPC to access the core 0 and core 1 of omap4430.
Please let me know the final result...
What do you mean by access the A9 Core 0 and 1?.
How omap4 is often used is running the OS in Cortex A9 cores, Cortex M3 cores for multimedia coding/encoding and DSP for algorithms, etc. You have to use an IPC to communicate the processors, but mainly you are in the A9 cores because is the one running the OS, so you only need an IPC to communicate with M3 cores and DSP.
I want to use the two cores of cortex A9 processor .
I want to distribute the work among the dual core that is core 0 and core 1 of cortex A9 processor on panda board.
One will do parsing and other will do processing task parallely.
I want to use cortex A9 processor only. Currently am not interested to use either Cortex-M or DSP for my application. My whole intention is to use parallely two cores of the Cortex-A9 processor only. Are there any compiler options in CCS to allow me use coretex-A9 CPU_0 as master and coretex-A9 CPU_1 as slave?? or how the procedure of doing this???????
Then IPC will useful for this ????
As per my understanding, the kernel would already deploy load balancing algorithms to distribute the work among Core 0 & Core 1 of Cortex A9 and embeds the coordination among them by itself to achieve efficient execution. I don't think you have to explicitly assign the tasks for each core.
Please let us know which release are you using on Pandaboard so that I can check if it already supports this feature?
Thanks & Best Regards,
Please click the Verify Answer button on this post if it answers your question_____________________________________________
Be sure to read the OMAP4 Forum Guidelines & FAQ-
You don't need to do something special because Cortex A9 uses SMP, so there is no way to use one as master and other as slave. Neither you need IPC, since both cores get same clocks, interrupts, IO, etc.
I invite you to read the OMAP4 applications manual: http://www.ti.com/lit/swpt034 to get a better understanding.
What you can do in order to have a RTOS is to tie your applications to process in one core, and use the other for interruptions, io, etc. This would need some changes in kernel, because by default all processes run on both cores to get a better performance.
All content and materials on this site are provided "as is". TI and its respective suppliers and providers of content make no representations about the suitability of these materials for any purpose and disclaim all warranties and conditions with regard to these materials, including but not limited to all implied warranties and conditions of merchantability, fitness for a particular purpose, title and non-infringement of any third party intellectual property right. TI and its respective suppliers and providers of content make no representations about the suitability of these materials for any purpose and disclaim all warranties and conditions with respect to these materials. No license, either express or implied, by estoppel or otherwise, is granted by TI. Use of the information on this site may require a license from a third party, or a license from TI.
TI is a global semiconductor design and manufacturing company. Innovate with 100,000+ analog ICs andembedded processors, along with software, tools and the industry’s largest sales/support staff.