I notice in the dra746.pdf:
Two Cortex-M4 image processing unit (IPU) subsystems, each including two ARM Cortex-M4...
Does that mean that we have 4 M4 cores available in two separate subsystems (each with two cores). Thus we could run two Ti-RTOS (SMP) with two cores in each IPU?
Thanks in advance,
Javad