This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
I want to use an AFE5804 in an ultrasonic visualisation project so i bought an evaluation module to do some testing.My plan is to use an FPGA to capture the serial data from the AFE5804 and deserialize it. For this i would like to use the 40Mhz clock from the AFE5804 to drive the FPGA.
But when i measure the clock (LCLK) from the AFE5804 it is not wat I expected, The duty cycle is no where neare 50% and the frequency is only 400Hz and not constant.I measure directly on the connector whit a scope (1GHz, 4GSa/s) a screen capture is added. The FCLK lies around 4000Hz.
If somoene can point me in the right direction i'd be very grateful.
I am the Applications engineer for TI Medical. I will look into this today.
Chuck Smyth, Applications Engineering, HealthTech-Imaging
Please verify post if question is answered.
We are glad that we were able to resolve this issue, and will now proceed to close this thread.
If you have further questions related to this thread, you may click "Ask a related question" below. The newly created question will be automatically linked to this question.
I apologize for the long delay. Were you ever able to solve your problem with the LCLK? It should definitely be 50% duty cycle. Secondly, if you run the input clock at 40 MHz, then LCLK should be 6X that, which is 240MHz.
1. What is your probing situation like when you probe LCLK? Are you using a High impedance probe or 50ohms directly into the scope?
2. Do LCLKP and LCLKM have similar behavior?
3. Are running the device in SDR mode or DDR mode? SDR mode is enabled by setting the EN_SDR bit, and results in an LCLK running at 12X instead of the default DDR mode, which is 6X. If you are running at a 40MHz input clock in SDR mode you could be experienced the frequency ceiling for the LCLK. 40Mhz X 12 = 480 MHz, which is fast and according to the AFE5804 Datasheet:
"The SDR mode does not work well beyond 40MSPS because the LCLK frequency becomes very high."
FCLK should be running at the input CLK frequency and LCLK should be at least 6X faster.
All content and materials on this site are provided "as is". TI and its respective suppliers and providers of content make no representations about the suitability of these materials for any purpose and disclaim all warranties and conditions with regard to these materials, including but not limited to all implied warranties and conditions of merchantability, fitness for a particular purpose, title and non-infringement of any third party intellectual property right. TI and its respective suppliers and providers of content make no representations about the suitability of these materials for any purpose and disclaim all warranties and conditions with respect to these materials. No license, either express or implied, by estoppel or otherwise, is granted by TI. Use of the information on this site may require a license from a third party, or a license from TI.
TI is a global semiconductor design and manufacturing company. Innovate with 100,000+ analog ICs andembedded processors, along with software, tools and the industry’s largest sales/support staff.