• State
  • Locked Locked
  • Replies 3 replies
  • Subscribers 45 subscribers
  • Views 559 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

I need a help for TX_SDK_V1

Lee SungYun
Intellectual 265 points

Hi,

I have a TX_SDK_V1 board.

And I want to operate, I fed power though operating squence.

After 2-3 jumper was shorted, I made -50V -> +3.3V -> +1.8V -> +-5V -> +-10V -> +50V operating set.

But I fed -50V, LM96530 is dameged. I saw spark on this chip.

What is problem?

  • 0
    TI__Intellectual 1560 points

    Hi SungYun,

    When you say 2-3 jumper was shorted, do you mean you short pin 2 & 3 of J_SUB? If that's the case, you then have a separate supply for VSUB and the -50V. How are all your supplies connected, especially VSUB and -50V?


    Regards,

    Charles

  • 0 in reply to Charles Guan
    Intellectual 265 points

    Hi Charles,

    Thank you reply.

    You said I have miss understand, I got it.

    If I want to connect from -50V to VSUB, I have to short 1-2pins, right?

    If so, N502 is disconnected. And power sequence is same squence -50V -> +3.3V -> +1.8V -> +-5V -> +-10V -> +50V to squence +3.3V -> +1.8V -> +-5V -> +-10V -> +-50V?

    One more, for powering up, is it have to connect to FPGA?

    Regards,

    SungYun

  • 0 in reply to Lee SungYun
    TI__Intellectual 1560 points

    Hi SungYun,

    Yes, if you want to connect -50V to VSUB, you have to short 1-2 pins of J_SUB.

    The power up sequence is -50V -> 3.3V -> 1.8V -> +/-5V -> +/-10V -> +50V.

    The power down sequence is +50V -> +/-10V -> +/-5V -> 1.8V -> 3.3V -> -50V.

    You don't need to connect the FPGA during power up.

    Regards,

    Charles