• State
  • Locked Locked
  • Replies 2 replies
  • Subscribers 47 subscribers
  • Views 1415 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

LM98519: LM98519 connection and output format

Hirotaka Matsumoto
Guru 27525 points
Part Number: LM98519

Hi all

Would you mind if we ask LM98519?

We can understand output level is data base.
What kind of format does this device output?
Or if you have some reference design, could you let us know?

Kind regards,

Hirotaka Matsumoto

  • 0
    TI__Mastermind 18285 points
    Hirotaka,

    I'm moving your post to the correct forum.
  • 0
    TI__Expert 4940 points
    Hello,

    LM98519 outputs data in parallel format, 10bits wide for each R/G/B block, total 30bits wide( 3x10bits). Output data pins are: DB0-DB9;DR0-DR9;DG0-DG9
    Each R/G/B block has 2 inputs, LM98519 can be configure as a two input channels( 6 channel mode) or just one input channel( 3 channels mode) .
    ADC output data is in sync with MCLK, ADC sampling rate is two channels ( ch1 followed by ch2) or just one channel per pixel duration
    That's a delay between each pixel MCLK and data output = Tlat+Tod, datasheet page 9 has Tlat and Tod specifications for all configurations.
    Figure 4-6 show the timing relation between pixel, MCLK and output data for different configurations.

    Best Regards,
    Costin