This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

  • Resolved

TPS65217: LDO4 didn't go to LOW during PMIC(TPS65217D) RESET

Part Number: TPS65217

Hello,

Customer made circuit as below, and under test.

During RESET  TPS65217D, all power rail go to 0V, but only LDO4 doesn't go to 0V. 

It remains as around 2.8V.

It happens even pull down RESET pin more than 1 seconds.

Could you check and let me know why LDO4 doesn't go to 0V while RESET?

Regards,

Nicky

  • Nicky,

    Can you verify that no other rails are muxed to the same place as LDO4 and there are no leakage paths that allow 2.8V to be present on LDO4 through the processor?

    2.8V is approximately a diode drop below 3.3V, so my guess would be another rail is powered on and providing power to the processor and this voltage is showing up on LDO4.

    If you can isolate LDO4 and re-test this would help the debug process move along faster.

    Thanks & Best Regards,

    Brian

    Find the right power solution for your processor or FPGA. Visit  www.ti.com/SoCPower today!

  • In reply to Brian Berner:

    Thanks Brian
    I am facing the similar problem. I am seeing 1V instead of 2.8V.
    I did not get how does the powering the procecssor through another rail show up on LDO4. Kindly explain .

    AA

  • In reply to Ajeya Anand:

    AA,
    You appear to have created a new thread (e2e.ti.com/.../651787) for your follow-up question and answered by a few people already.

    Thanks & Best Regards,

    Brian

    Find the right power solution for your processor or FPGA. Visit  www.ti.com/SoCPower today!

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.