I would like to know the timing that high side FET becomes ON at pre-bias condition.
Does high side FET start switching when device becomes enable regardless of the pre-bias voltage level?
Or does the timing of high side FET start switching change depend on pre-bias voltage level?
If the later is yes, how does the device decide start timing?
Best Regards,
Kohei Sasaki