This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Part Number: BQ25700A
Wanted to ask for correct implementation of BQ25700A for Dead Battery support.There are few points that I would like to check.
I am going to use back to back FET's like in bq25700AEVM-732 for inrush current control and USB port Vbus separation from large capacitance:
But I have one problem here:Before connecting input voltage I don't have 3.3V to pull up CHG_OK. 3.3V will be available later after device is turned ON. But I get around 1.19V on Q9B base that comes from 3.3V bus where it is being injected most probably from REGN over JP5. This makes impossible to allow current to flow through back to back FET's and start Wakeup charging.Could someone help with correct solution for proper initialization of powered off device charging?I had idea to pull up Q9B base and CHG_OK from separate 3V LDO that gets power from REGN and 3.3V through diodes so this LDO will be powered only after Vbus connected.
From datasheet ("220.127.116.11 System Voltage Regulation") I read that if I remove BATFET then configuration over I2C is needed. This means if battery is fully depleted and BQ25700A registers are reset to defaults due to power off and I can't charge battery because I can't configure BQ25700A.So if I need to design product that needs to have "dead battery charging" I can't remove BATFET? Is it correct?
Maybe there are some more tricks that I need to consider for Dead Battery charging?
Battery Charger Solutions
We are glad that we were able to resolve this issue, and will now proceed to close this thread.
If you have further questions related to this thread, you may click "Ask a related question" below. The newly created question will be automatically linked to this question.
In reply to Wang5577:
Thanks for reply Wang!
I already did moved Vbus jumper to input side and it's clear now regarding BATFET.
Regarding 3.3V I mean I will not have 3.3V LDO that is being powered all the time from battery in real device not to drain battery. EVM is just for simulating real device now and I disconnected LDO to simulate real world device as it will be.
So I wanted to solve this situation correctly and had idea of using 3V LDO for CHG_OK and transistor base pull up and power it from:
Would that be best solution?
In reply to Kristaps Ragausis:
All content and materials on this site are provided "as is". TI and its respective suppliers and providers of content make no representations about the suitability of these materials for any purpose and disclaim all warranties and conditions with regard to these materials, including but not limited to all implied warranties and conditions of merchantability, fitness for a particular purpose, title and non-infringement of any third party intellectual property right. TI and its respective suppliers and providers of content make no representations about the suitability of these materials for any purpose and disclaim all warranties and conditions with respect to these materials. No license, either express or implied, by estoppel or otherwise, is granted by TI. Use of the information on this site may require a license from a third party, or a license from TI.
TI is a global semiconductor design and manufacturing company. Innovate with 100,000+ analog ICs andembedded processors, along with software, tools and the industry’s largest sales/support staff.