Hi all,I'm encountering problems of massive heating, when using BQ78PL116,
one of the obvious solutions is using more FETs in parallel,
in the application notes TI is using P channel FET, which for my voltage and current are very expensive and have small variety.
can someone offer a change of schematic to N-Channel FETs for DSG FET and CHG FET?
We have a preliminary NFET circuit that you can use on the high side.
See below. This circuit works well with the bq78PL114/116 because of the active balancing.
You can start with Feedback Resistor values of 13.3Mohm and 162kohm
Dear Mr. Sarpong,
thanks for the help,
I was examining this schematic and overall understood it.
I am worried about one issue:
when we tested our PCB, first we tried to dedicate one mosfet for charge and 3 for discharge.
as a result (since they have a common drain), the CHG mosfet was much hotter !!
we came to a conclusion that the number of mosfet for charge or discharge should be equal, so the heat will dissipate equally.
is this conclusion a right conclusion?
Could let us know the configuration of your FETS? Are they in Series or Parallel?
Your earlier post mentioned that they were in Parallel. Of this is the case, then the CHG and DSG Paths are separate and you should ensure you have the right sized FETs for the CHG and DSG Currents.
If they are in Series, then having an equal number of CHG and DSG FETs will be ideal.
Dear Mr. Sarpong
thanks for the reply.
my FET arrangement is exactly as in the EVM. a pair P-channel FET in parrallel for DSG, common drained with a pair of P- channel FET in parrallel for CHG.
I know that what you say is true (about having an equale number of FETs for CHG and DSG), because we saw it happens.
and I have 2 questions for you (just to verify...):
thanks for your help and fast replys!
Note that the NFET circuit I showed earlier has a configuration where the Charge and Discharge FETS are in Parallel. This allows you to use a relativel inexpensive PFET for the Charge Path .
To Answer your Questions:
1) The FET Controls come from the part. The PL114 senses the Overcurrent conditions and opens the FETS accordingly.
2) If you have the CHG FET and DSG FETs in Series, then yes, you will need to include the RdsOn for the CHG FET in the calculations..
All content and materials on this site are provided "as is". TI and its respective suppliers and providers of content make no representations about the suitability of these materials for any purpose and disclaim all warranties and conditions with regard to these materials, including but not limited to all implied warranties and conditions of merchantability, fitness for a particular purpose, title and non-infringement of any third party intellectual property right. TI and its respective suppliers and providers of content make no representations about the suitability of these materials for any purpose and disclaim all warranties and conditions with respect to these materials. No license, either express or implied, by estoppel or otherwise, is granted by TI. Use of the information on this site may require a license from a third party, or a license from TI.
TI is a global semiconductor design and manufacturing company. Innovate with 100,000+ analog ICs andembedded processors, along with software, tools and the industry’s largest sales/support staff.