bq294582 having a customer test mode.
Appling more than 10V on VDD over VC3 brings the IC into CTM.
The Datasheet (page 8) desribes the delay timer is reduced to about 10ms.
But in the diagram (page 9) you see that the output is set to high, without any overvoltage event on VC3.
Is the overvoltage protection disabled in CTM?
If yes, why?
What can be tested in this mode?
How this mechanism works ?
The revised datasheet is in the process of being modified to add a waveform showing when the timer starts based on VC3 exceeding OVP threshold and while Vdd - VC3 > 10V.
The datasheet will be available on line in a approx 1-2 weeks
All content and materials on this site are provided "as is". TI and its respective suppliers and providers of content make no representations about the suitability of these materials for any purpose and disclaim all warranties and conditions with regard to these materials, including but not limited to all implied warranties and conditions of merchantability, fitness for a particular purpose, title and non-infringement of any third party intellectual property right. TI and its respective suppliers and providers of content make no representations about the suitability of these materials for any purpose and disclaim all warranties and conditions with respect to these materials. No license, either express or implied, by estoppel or otherwise, is granted by TI. Use of the information on this site may require a license from a third party, or a license from TI.
TI is a global semiconductor design and manufacturing company. Innovate with 100,000+ analog ICs andembedded processors, along with software, tools and the industry’s largest sales/support staff.