need a controller to mamage a constant current source, based on a SEPIC topology. The current should be programmable between 0.5mA and 500mA, with a open loop voltage of about 500V. Can I use the UDC9240 to manage a SEPIC topology, because the transfer function of the power stage is of 4th order. Can I use the UDC9240 to make a constant current source with max. voltage limitation instead of making a constant voltage source with max. current limitation as described in the data sheet?
Thanks for helping.
With best regrads
DI Gerhard Kreuzer
It may be possible to use the UCD9240--but it won't be easy. The device and the Fusion design tool are set up to support a synchronous buck topology with input voltage between 5V and 16V and an output voltage between 0 and 16V. So, here are the problems you would face:
1) The design tool will not simulate a SEPIC power stage so the compensation would have to be worked out by hand. You might be able to get close by choosing Ls and Cs that make the plant transfer function in the design tool match the SEPIC power stage transfer function, then make a manual allowance for the D/(1-D)*Vin transfer function of a SEPIC stage.
2) You will have to lie to the device an tell it that the current sense output is the output voltage. The device input has an effective dynamic range of 0 to 1.6V. So set up your current sense circuit to generate, say, 1.00V at the rated current. You could then build divider networks to set the 500V output voltage to be between 0 and 2.0V and feed this into the CS pin to have the device provide overvoltage protection. Of course this will all be confusing and backward when queried on the PMBus.
The compensation will be the biggest challenge. I would start with a low DC gain, set Fp2 to be 25% of the switching frequency and set the zeros to be at 1/2 and 2X the corner frequency of the power stage. Then close the loop and look at the response to load steps or Vin steps in the regulated current. To tune the transient performance, use the PID gain controls, increase the integral gain (this is also the DC gain) to improve the settle time until the overshoot becomes excessive, then increase the proportional and derivative gain to decrease the overshoot, then go back to increasing the integral gain. working back and forth like this, you should be able to tune up the loop bandwidth.
System's Engineer, Digital Power POL products
All content and materials on this site are provided "as is". TI and its respective suppliers and providers of content make no representations about the suitability of these materials for any purpose and disclaim all warranties and conditions with regard to these materials, including but not limited to all implied warranties and conditions of merchantability, fitness for a particular purpose, title and non-infringement of any third party intellectual property right. TI and its respective suppliers and providers of content make no representations about the suitability of these materials for any purpose and disclaim all warranties and conditions with respect to these materials. No license, either express or implied, by estoppel or otherwise, is granted by TI. Use of the information on this site may require a license from a third party, or a license from TI.
TI is a global semiconductor design and manufacturing company. Innovate with 100,000+ analog ICs andembedded processors, along with software, tools and the industry’s largest sales/support staff.