Welcome to the /etc... Power Section of the TI E2E Support Community. Ask questions, share knowledge, explore ideas, and help solve problems with fellow engineers. To post a question, click on the forum tab then "New Post".
Q: AM17x LDO Power Supply Reference by 1129650
For the processor, RESET pin has to be asserted when the voltages are ramping and should be released once all the voltages are ramped.
The reference design (Power Solution using LDO's, slvr343a.pdf) does not mention RESET; what can I do?
A: Re: AM17x LDO Power Supply Reference by 1129650
I recommend using the TPS3307-18, Triple Processor Supervisor.
This IC monitors a 3.3V output, a 1.8V output and an adjustable output and will drive reset low during power up.
However, the adjustable sense input on the TPS3307-18 can only monitor down to 1.25V (typ) so the PG output of the 1.2V supply (TPS74801) will have to be connected to the adjustable sense input on the TPS3307-18.