Part Number: LM5170-Q1
i´m still fighting the problem with loss of accuracy of the set current to the real current.
i always get a deviation of nearly 5% . in Buck mode i have a deviation to the high side which means the real current is higher than the set current, in Boost mode it is the other way, the real current is less than Set current.
In the datasheet i read in the electrical charcteristics a tolerance of the error amplifier at low values of VCS ( i.e. 10mV) from 49 to 55 at a nominal value of 50 in buck mode. that means the deviation should go in the other direction, because the the error amp would give higher value of VCS to the PWM and it should regulate the current down. So the deviations should go exactly in the other direction in my understanding.
In boost mode it is the same problem with error amp Tolerance is fro 45 to 51 but current deviation is to minor values.
Can you explain this fact to me?
Dipl. Ing. A. v. Müller
Sitz der Gesellschaft: Berlin
AmtsgerichtCharlottenburg, HRB 83984
Andrea von Müller
Dipl.Ing. Andreas von Müller
We are glad that we were able to resolve this issue, and will now proceed to close this thread.
If you have further questions related to this thread, you may click "Ask a related question" below. The newly created question will be automatically linked to this question.
In reply to Youhao Xi:
we have an 3mR shunt resistor and i measure with a nominal 3,3V input and a 12V output on HV Port. max current is 30Amps.
the problem is, that when we first made the design, we had a layout without a uC for giving us the value for iSETA. however the other schematic was as in our second design and we didnot change very much in the power stages: In the first design the current gulation was very good, as the measurement shows.
I attache a spreadsheet with results of our measurements-I measured the voltage on IsetA pin directly , so with our component values it will be nominal 75mV/A aqnd we get a max shunt voltage of 45mV.
The table shows differences between old measurement and measurement of new PCB revision.
It is obviously, that in boost mode the results are worse than in buck mode, but with the first revision it should be okay.
in the second design it seems to be a basically offset in and so the deviation is much greater than in first design. So i think it could be a layout problem although i see only one difference: we had a 4 layer in first design and now there are two additional power layers on pcb.
I give you attached the schematic of the powerstage which does not change fromm first to second revision.
in my opinion it could be either by coupling from the power layers into the CS traces on pcb. But the power copper which lays direct over the CS traces are not "hot". it is the Plus pole of Elkos on LV port and should be mostly to give better thermal performance. It is not conduct much switch-current, i think .
The layerstack from bottom to top is as follows
Rev1: bottom (here are the 1R resistors placed) Inner1( here are the traces from 1r Resistors to CS Pins placed ; each pair is leaded in parallel to the LM5170) Ground , Top ( here are the shunts placed)
Rev2: bottom (here are the 1R resistors placed) Inner1( here are the traces from 1r Resistors to CS Pins placed ; each pair is leaded in parallel to the LM5170) Ground , Power 1. Power2, Top ( here are the shunts placed)
there is not a very significant difference i think.
A.v. MüllerMeasurement Current regulation.xlsxSY-BI-100W-Rev02_TI-Layout.pdf
In reply to Andreas Von Mueller:
i will try it asgain; i also attached layout. Was this in zhe last attachement?
A.v. M5280.Measurement Current regulation.xlsx6177.SY-BI-100W-Rev02_TI-Layout.pdfüller
All content and materials on this site are provided "as is". TI and its respective suppliers and providers of content make no representations about the suitability of these materials for any purpose and disclaim all warranties and conditions with regard to these materials, including but not limited to all implied warranties and conditions of merchantability, fitness for a particular purpose, title and non-infringement of any third party intellectual property right. TI and its respective suppliers and providers of content make no representations about the suitability of these materials for any purpose and disclaim all warranties and conditions with respect to these materials. No license, either express or implied, by estoppel or otherwise, is granted by TI. Use of the information on this site may require a license from a third party, or a license from TI.
TI is a global semiconductor design and manufacturing company. Innovate with 100,000+ analog ICs andembedded processors, along with software, tools and the industry’s largest sales/support staff.