We are using part # UC2823ADW. I was looking for a minimum on time for the PWM duty cycle but was not able to find one. Could you please provide me with a minimum on time requirement for the PWM output duty cycle?
The Ramp pin has a leading edge blanking feature which can be disabled by leaving unconnected however ti remove board parasitic capacitor impact You might want to connect thi pin to the IC quiet ground through a 2 k resistor.
Theoretically the IC will smoothly go to zero pulse width as you decrease the on EAOUT assuming that the ramp voltage is smooth and it should drop to zero duty cycle as the EAOUT voltage goes between 1.1 volts and 1.4 volts. Any noise on the RAMP may cause problems for you. The minimum duty cycle is not tested in production.
See attached for an explanation.
All content and materials on this site are provided "as is". TI and its respective suppliers and providers of content make no representations about the suitability of these materials for any purpose and disclaim all warranties and conditions with regard to these materials, including but not limited to all implied warranties and conditions of merchantability, fitness for a particular purpose, title and non-infringement of any third party intellectual property right. TI and its respective suppliers and providers of content make no representations about the suitability of these materials for any purpose and disclaim all warranties and conditions with respect to these materials. No license, either express or implied, by estoppel or otherwise, is granted by TI. Use of the information on this site may require a license from a third party, or a license from TI.
TI is a global semiconductor design and manufacturing company. Innovate with 100,000+ analog ICs andembedded processors, along with software, tools and the industry’s largest sales/support staff.