Hello,
I have a question about UCC28070-Q1.
About a design of Rdmax (in the case of the external clock synchronization)
When Dsync is 50%, does Dmax of PFC fall down to around 50% equally, too?
(Is a circuit narrowing Duty necessary because now SYNC component is Duty=50%?)
Regards,
Daisuke