This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Part Number: TPS65150
I'm thinking about using the TPS65150 device.I am checking the loss of the circuit and I want to ask you one question.In the data sheet, the efficiency of the Boost DCDC circuit is shown as follows.Can you tell me the loss of the TPS65150 device itself?Since the device of TPS65150 does not have WEBENCH, it can not calculate the loss of the device itself.
It is hard to distinguish the real losses inside the device and the losses in the inductor or diode. A rough estimation of the losses can be done by having a look on the DC losses in the system. But for this you need to know the duty cycle of the converter and you need to keep in mind that this is a rough estimation, not an accurate calculation.
You can use the power stage designer for such a rough estimation. Please download it out here: stage designer tool&tisearch=Search-EN-Everything
Here you get the calculation for the duty cycle and based on the duty cycle and the average current and rDS(on) of the transistor you can estimate the loss in the TPS65150.
In reply to Brigitte:
Thank you for your reply.Regarding the loss of the BOOST circuit, I understood about the loss of Q1_FET.Loss of the device itself is almost the loss of Q1_FET?Or is it necessary to consider the loss of charge pump circuit, logic circuit and gate driver?
In reply to Kaji@PAN:
In most LCD applications, the boost converter is the main source of power. The charge pumps often just deliver 1mA or less in average, so the biggest loss is in the MOSFET and driver circuitry of the boost converter.
There are losses in the charge pumps as well and often the biggest loss is due to the topology of the charge pump. Charge pumps can only deliver a multiple of the input voltage and if you regulate it, it is regulated by creating losses as in a linear regulator. So the biggest loss is often due to the regulation. The loss inside the IC is the maximum possible output voltage times the output current minus the regulated output voltage times the output current. Please have a look into this app note:
All content and materials on this site are provided "as is". TI and its respective suppliers and providers of content make no representations about the suitability of these materials for any purpose and disclaim all warranties and conditions with regard to these materials, including but not limited to all implied warranties and conditions of merchantability, fitness for a particular purpose, title and non-infringement of any third party intellectual property right. TI and its respective suppliers and providers of content make no representations about the suitability of these materials for any purpose and disclaim all warranties and conditions with respect to these materials. No license, either express or implied, by estoppel or otherwise, is granted by TI. Use of the information on this site may require a license from a third party, or a license from TI.
TI is a global semiconductor design and manufacturing company. Innovate with 100,000+ analog ICs andembedded processors, along with software, tools and the industry’s largest sales/support staff.