This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
I'm considering to use a TPS92512 chip to switch it's output to one of three LED branches of different colours (R,G,B) and run a current of 850mA~1A through it.
Schematic is attached. Vo is connected to three branches of LEDs with 3 high power LEDs in each branch in series (7.5 to 11V forward voltage depending on colour) but each branch has a Mosfet switch to ensure only one branch is ON at any time. Current level can be controlled through Analog Iadj pin.
Two concerns I have is:
1. If Vin falls close to total forward voltage of LEDs, driver goes out of regulation. What behavior it will have in terms of how much current it will push through LEDs in that mode? Would Iadj pin be in charge of controlling output current when chip is not regulating? How about PDIM input?
VIN shuold be high enough to drive LEDs but if for some reason (drooping, running below rec spec) it was not, I would like a dimmed and safe operation to ensure LEDs or chip itself not damaged.
2. When Vin falls below certain level, I see periodic negative spikes on PH pin until VIN rises to above a certain level and regulation resumes. Apparently Cboot falls below 2 V:
(Red: Boot, Yellow Vin, Green Vo,Blue Vsense)
Could these pulses be resulting in EMC issues?
3. Accidentally noticed if RT/CLK pin is touched by finger (discharged by touching Ground beforehand) chip blows up in less than a second!!!
Well although this cant happen in normal operation but wondering why is this happening. I can consistently blow up as many chips as I want by this.
I would appreciate any comments.
In reply to Matt Alizadeh:
Is there any way you could share your layout? A poor DAP connection alone could do it for two reasons: The first is if there is little to no connection the thermal overshoot before thermal protection kicks in might cause damage (unlikely but possible in some cases). The second is that if it isn't fully electrically connected (or a high resistance connection) there will be a lot of noise generated and pins can be over-voltaged and/or see negative voltages, both of which can cause damage. This might be your case.
If not then the layout would be the next thing to look at. If the ground connections aren't very good or the routing is not very good you could see significant negative spiking on the PH pin regardless of the diode and that could damage the switch. I would be happy to look over your layout and comment if you want to provide it.
In reply to Clinton Jensen:
TPS92512_Layout B.zipTPS92512_Layout A.zipSorry if my response is duplicating, for some reason I don't see my reply I sent earlier this morning. I thought it might not posted .
Hi Clint and thanks very much for response.
Good point on PAD connection to Gnd and it's effect on thermal performance and also noise susceptibility.
The datasheet says voltage difference on the PAD should be within +/-200mv versus Gnd. If no solder paste or any problem that might be an issue.
On the layout, I have attached two layouts I have and appreciate any thoughts specially on layout A.
The B version seems to be better overall. If you were to rotate the input capacitors so that their grounds tied directly to the grounds of the IC and the current sense resistor it would be pretty good. I would also not have a fill for the current sense trace as that could give you much more area for noise coupling. I would run a single trace to the IC and a single trace to your other current sense circuitry.
The A version looks a bit more problematic. I love your liberal use of ground vias, I always recommend that where possible. But the placement of the grounds could for sure give you some ground errors and spiking on the switch edges. Refer to the layout section of the datasheet. But basically the critical ground locations are the input capacitors, the IC/DAP, the rectifier diode, and the current sense resistor. In this version they are somewhat far apart and again especially the input caps are a ways away. Ideally you tie these grounds as close together as possible, preferably with a good ground plane with plenty of vias like you are doing. You want the switching current loops as small as possible and their ground current return paths as small as possible as well. As it is there are some sizeable loops. On top of that you are running a high impedance current sense trace right near the switching diode and its ground return path so there is potential for noise coupling that could cause issues. In any case I can see the possibility of voltage spikes with this layout, not that they are alll necessarily big enough to cause problems. It may be a combination of layout and not a solid enough DAP connection. Or it could simply be the devices with faster switch rise/fall times are the ones that fail due to larger spikes below ground.
Basically layout could do it and improper DAP soldering could do it, a combination is only more likely. So I would focus on both. There are some layout guidelines in the datasheet and some layout app notes on ti.com. It really helps, a good portion of problems are due to layout. But soldering the DAP sufficiently is also key for almost all devices that have a DAP.
Yeah, it can be hard. You kind of have to catch one when it fails and that is difficult without many iterations, but a "better" board may show borderline spiking that could give you some idea since you know there will be variations from board to board.
As for the quality of the DAP the only way I am aware of (and I have not done it myself, some other group does it) is with x-ray. You can see dark patches where the DAP and PCB connect and it will be much lighter where they do not. I'm not sure if you have this capability or not and I'm not sure who does. But there are probably labs that could do it if you don't. Maybe whoever did the board assembly does. I have seen more than one case where the assembly process has had to be tweaked to get proper DAP seatin.
I have captured something interesting happening on V_PH (hence V_Boot) when V_adj input is 0V. It's happening on Type A board (scope_4.bmp) and to a lesser degree on Type B (scope_23.bmp). The reason it's interesting is that one would expect only switch On/Off during regulation mode and when boot cap has at least 5V across it. Whilst, as shown in attached snapshots (V_PH_waveforms.zip), there is a sine shaped component happening too. I'm interested to know how is that coming about. During that time LED current is about 90-100mA. Cursors measure switching frequency which is under 580KHz.
Also I have a question on the circuit symbol on gate of the high-side MOSFET in the controller block diagram. I'm wondering what that component is? is it a tri-state buffer? What's the function?
Thanks so much.
The ringing you are seeing in the switch waveform is normal. All it means is that the inductor/LED current is low enough that you are in discontinuous conduction mode (DCM). That means the inductor current is dropping to zero each switch off cycle. When it hits zero the diode stops conducting and the inductor rings against its parasitic capacitance. You will see this in all switching regulators when you enter DCM. So naturally you will enter DCM earlier with a lower L value and later with a higher L value.
All that is that's connected to the gate of the FET is a buffer/gate driver. The logic cannot supply enough current to drive the gate by itself or pull the gate above PH which is what the boot cap/buffer combination is for.
Thanks for your reply.
Yes as you clarified the ringing effect is normal. That ringing is happening at the time of switch on and switch offs and has a higher frequency and is damped.
However, the one I was mainly interested to have your thoughts on is the one highlighted in scope_4.bmp which is one bell-shaped waveform happening before switching (and ringing). Its width is almost same as switching pulse itself and its amplitude can be as high as PH itself. I don't see this when Vadj is 1.8V (full brightness).
I'm considering this as a separate phenamenon, but do you think this is same as ringing or a part of it?
Yes, what you are seeing in scope shot 4 is exactly what I am talking about. It doesn't happen at full brightness because the inductor current stays continuous (does not drop to zero) at the higher LED current. It is normal.
All content and materials on this site are provided "as is". TI and its respective suppliers and providers of content make no representations about the suitability of these materials for any purpose and disclaim all warranties and conditions with regard to these materials, including but not limited to all implied warranties and conditions of merchantability, fitness for a particular purpose, title and non-infringement of any third party intellectual property right. TI and its respective suppliers and providers of content make no representations about the suitability of these materials for any purpose and disclaim all warranties and conditions with respect to these materials. No license, either express or implied, by estoppel or otherwise, is granted by TI. Use of the information on this site may require a license from a third party, or a license from TI.
TI is a global semiconductor design and manufacturing company. Innovate with 100,000+ analog ICs andembedded processors, along with software, tools and the industry’s largest sales/support staff.