There is an older 3-page App note (AN-1254) from National on DDR Termination using an LDO solution such as the LP2995 instead of a switcher for VTT.
The underlying analysis showing how the current was calculated is the basis for the article, and is referred to on the second page, but is not included in the App Note.
Is there another App Note that dives deeper into these calculations? Of particular interest is how things such as memory bus turn around and latency were considered and if there was statistical analysis around all zeros or all ones for a pattern? And also how cancellation from complementary signals was analyzed, say you had balanced zeros and ones, what did that look like?
Here's the link to the app note: http://www.ti.com/lit/an/snva060/snva060.pdf
I stumbled upon a pretty good article by TI's Peter Miller at: http://www.eetimes.com/design/memory-design/4216279/Powering-DDR-memory-and-SSTL-logic
All content and materials on this site are provided "as is". TI and its respective suppliers and providers of content make no representations about the suitability of these materials for any purpose and disclaim all warranties and conditions with regard to these materials, including but not limited to all implied warranties and conditions of merchantability, fitness for a particular purpose, title and non-infringement of any third party intellectual property right. TI and its respective suppliers and providers of content make no representations about the suitability of these materials for any purpose and disclaim all warranties and conditions with respect to these materials. No license, either express or implied, by estoppel or otherwise, is granted by TI. Use of the information on this site may require a license from a third party, or a license from TI.
TI is a global semiconductor design and manufacturing company. Innovate with 100,000+ analog ICs andembedded processors, along with software, tools and the industry’s largest sales/support staff.