Part Number: lm5002
In optimizing the design at hand (externally synchronized boost converter) I ran into the puzzeling statement from the datasheet (page 9, paragraph 7.3.3) which states "The sync pulse widthmeasured at the RT pin must have a duration greater than 15 ns and less than 5% of the switching period".In my case (frequency = 502kHz) this pulse would therefore need to be between 15 and 99 ns.
Based on the other information given in that same paragraph, I conclude that the time constant of the differentiating network formed by the timing resistor RT and the coupling capacitor must be roughly the same value.Given the required RT of 24.9kΩ the time constant of the differentiating network, formed with the recommended 100pF coupling capacitor is 2.5ns 2.5us; which would mean this pulse will be way too short long...
What am I missing here?
In reply to Zack Liu:
In reply to Leo Potjewijd:
So, if I understand what you are saying correctly, I need a series capacitor of 3.3pF±20% to arrive at a pulse width within the stated 15-99ns (which is, btw, an awfully small range)? I defenitely NEED the external synchronization...It will take a fair amount of additional components to make that pulse over the full temperature range coming from 502kHz 50%DC, something I was hoping to avoid for space and cost reasons.
But why do both the datasheet and WEBench then state 100pF if you need to calculate the value anyway (with no formulae or hints given)?
3.3pF is the value required with an RT of 24.9kΩ to get a tau of 82ns...
The amplitude of the synchronizing signal is 3.3V with a duty-cycle of 50%; neither value can be changed without additional hardware, something we hope to avoid.
That being said, there are also 1.2V and 5V circuits present in the design, one extra level converter may just be acceptable.
Thanks for the offer.
The duty cycle can not be changed without extra circuitry: it is the output of a flipflop. The input to that flipflop (1MHz) is used to synchronize another switcher (buck to 5V) , which requires a minimum pulsewidth of 200ns and prefers 50% DC.In order to present a 50ns pulse to the LM5002 I would need to generate a 2MHz signal with 10%DC, run it through a flipflop to synchronize the buck regulator, add an RC network and AND gate to get a 1MHz signal with 5%DC, and run that through another flipflop/RCnetwork/AND gate to get the required 500kHz with 2.5%DC. All in all an undesirable increase of 7 (8 with decoupling) components, using single gate logic for space reasons...
My Vi is between 7 oops: 6! and 27 Volts (nominal 13.2), Io is 80mA and Vo is 20 Volts. The Vo may rise to 27Volts, the circuit can handle that.The mentioned buck regulator needs to supply 600mA (load can vary between 20mA and 600mA) at 5V, with the same input conditions.Absolute paramount is synchronization with a whole multiple of 134.08kHz for both switchers; space is at a premium.
All content and materials on this site are provided "as is". TI and its respective suppliers and providers of content make no representations about the suitability of these materials for any purpose and disclaim all warranties and conditions with regard to these materials, including but not limited to all implied warranties and conditions of merchantability, fitness for a particular purpose, title and non-infringement of any third party intellectual property right. TI and its respective suppliers and providers of content make no representations about the suitability of these materials for any purpose and disclaim all warranties and conditions with respect to these materials. No license, either express or implied, by estoppel or otherwise, is granted by TI. Use of the information on this site may require a license from a third party, or a license from TI.
TI is a global semiconductor design and manufacturing company. Innovate with 100,000+ analog ICs andembedded processors, along with software, tools and the industry’s largest sales/support staff.