• State Resolved
  • Locked Locked
  • Replies 1 reply
  • Subscribers 62 subscribers
  • Views 1042 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TPS650864: Factory OTP Programming

Mattias Larsson
Prodigy 10 points
Part Number: TPS650864
Other Parts Discussed in Thread: PMP12004-HE

Hello,

My question regards the default voltage levels of TPS65086401. It is to be used with a Xilinx Zynq UltraScale Mpsoc+ XCZU5EG. The reference design for TPS65086401 is designed for XCZU9 and XCZU15 which differentiates somewhat from XCZU5. The biggest problem being that for the case with XCZU5 different default voltage levels would be necessary. Is it possible to order TPS65086401 and get Factory OTP Programming for other specified votlages levels. If not, how should one design for use with, for example, DDR4 which requires VPP 2,5 V (not availabe as default voltage output). Can't boot Zynq without DDR and hence not configure TPS65086401 votlage levels over I2C.

And why is the refernce design connected such that VCCINT (PL) etc. is connected to a 3 A buck, when estimations on smaller devices show that the current consumption of these supplies usally goes up quite a bit above this?

B.r. Mattias

  • 0
    TI__Genius 17380 points
    Hi Mattias,

    The TI Design PMP12004-HE uses the TPS6508640 which is scheduled for a 3Q18 release at the moment. This is the version that is intended for ZU9+ designs.

    The TPS65086401 is a variant of the TPS6508640 which was developed by customer request based on their requirements. I'm looking through my notes and I agree with you that my labeling on the block diagram seems off. I think what I was going for was BUCK2 in an Always On: Cost-Optimized Power Rail Consolidation configuration would power all of them and BUCK3 remains unused (CTL4 = GND). If breaking them out into separate rails for Full Power Domain Flexibility Consolidation, then I think BUCK2 becomes the VCCINT (PL) and the PS stuff is powered from BUCK3. The configurations I mention are described in this document starting on page 105 by the way: www.xilinx.com/.../ug583-ultrascale-pcb-design.pdf

    I think you should be able to boot the Low Power Domain of the PS and then use it to send I2C commands to the PMIC to modify the voltages to allow for powering of VPP for example.

    Custom factory programmed versions of the TPS650864x family are possible but require large business case. If you think this may apply, please contact your local TI sales representative.