• State TI Thinks Resolved
  • Locked Locked
  • Replies 5 replies
  • Answers 2 answers
  • Subscribers 63 subscribers
  • Views 623 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TPS659039-Q1: BOOT0/1 RESET_OUT

Dongbao Zhou
Expert 3930 points
Part Number: TPS659039-Q1
Other Parts Discussed in Thread: TDA2, X5777BXGABC

Hi team,

Could you help explain the difference between BOOT1=0 and BOOT=1? What are the influences on the system? Thanks,

Dongbao

  • 0
    TI__Genius 10000 points

    Hi Dongbao,

    The difference between BOOT1=0 and BOOT1=1 is how the RESET_OUT signal behaves. If BOOT1=0, the RESET_OUT pin will go to a HIGH logic level once the power sequence is complete. If BOOT1=1, the RESET_OUT signal will toggle before it goes to a HIGH logic level. This toggle is meant to address the processor errata (item i842) for DRA74x, DRA75x, TDA2x, and AM572x processors.

    Please let me know if you have any questions.

    Thanks!

    Nastasha

  • 0 in reply to Nastasha
    Intellectual 1000 points

    Ok, we have adjusted the BOOT0 configuration of the TPS659038, but the RSTOUTN pin of the SOC also seems to have a similar exception output. 

    Are these two related? Is the SOC terminal output RSTOUTN signal normal?

    TPS659038 PIN_G6(RESET_OUT signal:yellow line） VS  TDA2(DRA74*)  PIN_F23(RSTOUTN signal: blue line）  as follow :

  • 0 in reply to user3378603
    TI__Genius 10000 points
    Hi,

    BOOT1=0/1 controls how RESET_OUT on the PMIC behaves. BOOT0=0/1 does not affect the RESET_OUT behavior.

    Can you clarify your question?

    Thanks,
    Nastasha
  • 0 in reply to Nastasha
    Intellectual 1000 points

    Hi,

    I made a connection between SOC and PMIC, as shown below:
    SOC part number: X5777BXGABC
    PMIC part number: O9039A387IZWSRQ1

    The cause of the problem is that the RSTOUTn waveform of the SOC power-on output is abnormal, and the RESET_OUT output of the PMIC is measured to have a similar abnormal waveform.
    As the above reply, we have adjusted the RESET_OUT output of the PMIC (blue waveform in the figure) through the BOOT configuration, but the RSTOUTn waveform of the SOC power-on output is still abnormal (yellow waveform in the figure).


    So, now we have to continue to investigate the cause of the RSTOUTn waveform anomaly.

  • 0 in reply to user3378603
    TI__Genius 10000 points
    Hi,

    Please check the processor data manual for the relationship between PORz and RSTOUTn. I am not clear on what is abnormal here.

    Thanks,
    Nastasha