TPS3110 Watchdog timer

I am interested in the behavior of the watchdog timer immediately following the de-assertion of the RESET following power-on. In looking at the timing diagram supplied on page 10 of the specificaiton, the watchdog timer input (WDI) is a don't care during the interval where the RESET is asserted following power on (e.g. VDD > Vit). However, what is not shown is the state of the internal watchdog timer once the RESET signal goes high. Does the watchdog timout start only after RESET turns off? Put another way, how soon after the de-assertion of the RESET signal much the first assertion of the WDI input occur?


David King

Cognex Corporation

3 Replies