I am interested in the behavior of the watchdog timer immediately following the de-assertion of the RESET following power-on. In looking at the timing diagram supplied on page 10 of the specificaiton, the watchdog timer input (WDI) is a don't care during the interval where the RESET is asserted following power on (e.g. VDD > Vit). However, what is not shown is the state of the internal watchdog timer once the RESET signal goes high. Does the watchdog timout start only after RESET turns off? Put another way, how soon after the de-assertion of the RESET signal much the first assertion of the WDI input occur?
The watch dog timer begins when the RESET signal initially goes HIGH at startup. This was verified in lab.
All content and materials on this site are provided "as is". TI and its respective suppliers and providers of content make no representations about the suitability of these materials for any purpose and disclaim all warranties and conditions with regard to these materials, including but not limited to all implied warranties and conditions of merchantability, fitness for a particular purpose, title and non-infringement of any third party intellectual property right. TI and its respective suppliers and providers of content make no representations about the suitability of these materials for any purpose and disclaim all warranties and conditions with respect to these materials. No license, either express or implied, by estoppel or otherwise, is granted by TI. Use of the information on this site may require a license from a third party, or a license from TI.
TI is a global semiconductor design and manufacturing company. Innovate with 100,000+ analog ICs andembedded processors, along with software, tools and the industry’s largest sales/support staff.