• State
  • Locked Locked
  • Replies 5 replies
  • Subscribers 64 subscribers
  • Views 1315 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

UCD90120a

Marcus Perry
Prodigy 40 points
Other Parts Discussed in Thread: UCD90120A

Hello, I'm working up an application of the UCD90120A.  We have 10 rails, and for starters we just want to

sequence them all up and generate a "power good" on a GPO to fire up a Xilinx XC7Z020.  That is to say,

no voltage monitoring.  We have assigned Pin 17 (GPIO5) as our "Power Good" line to the Xilinx. 

What's the best way to have pin 17 come up with ONLY a fixed delay (no other dependencies)?

Thanks,  Marcus

  • 0
    TI__Expert 5450 points

    If you assign Pin 17 as GPO, monitor the rails' "Power Good", then Pin 17 will be asserted whenever the voltages on the rails that it monitor >= the Power Good voltage set for these rails.

    When you assign Pin 17 as Logic GPO, the state of the pin depends on the logic that you set for that pin. Depends on your configuration and your intention, then set the logic so that it is always true.

  • 0 in reply to Anne Ngo77
    Prodigy 40 points

    Hello Anne, I just wanted to thank you for your response.  We figured it out and finished things up fine.

    The device will be flying in space actually, suffice it to say.  It's being used to monitor and sequence an

    FPGA.

    Thanks again,  Marcus

  • 0 in reply to Marcus Perry
    Prodigy 125 points
    Hello, I'm also working up an application of the UCD90120A. We have 10 rails, and for starters we just want to

    sequence them all up for Zynq7000. I'm using Digital Fusion GUI . I'm using logical programmable GPIOs instead of using rails Can i do this..? If yes so what can be the starting dependency of first sequence? And last thing how to simulate it?
    Thanks
    Lalit.
  • 0 in reply to Lalit Kumar4
    TI__Genius 9845 points

    Lalit,

    The below app note may give you a quick start.

    Regards,

    Zhiyuan

  • 0 in reply to Zhiyuan Hu
    Prodigy 125 points

    Zhiyuan Hu,

    Thanks for the reply. Actually i'm using Auto Mode for enabling Sequence for FPGA. I just wanted to know whether Enable pin will work as an output or not?
    As i told you earlier i want to give a sequence through my UCD90120a chip. Since i'm not able to configure Rail as an output to particular pin og FPGA and also not able to get what should be the initial dependency for that rail. Kindly help me or send me some code for understanding that.
    Regards,
    Lalit