This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

not defined GPIO14 (in U9) and MON5 (in U8) in AC701 power supply sequencers programming xml file

Other Parts Discussed in Thread: UCD90120A

In our custom board we are using the same power supply design which is on AC701 evaluation board. As the power supply sequencers data flash need to be programmed, i am using the respective xml files downloaded from the AR#57452 to program the sequencers in our customer board through TI USB-GPIO EVM. The CTRL2_PWRGOOD is being monitored by the MON5 pin (from U8 in the schematic) by driving the EN_CTLR1_SHUTDOWN to high from the GPIO14 (from the sequencer U9 in the schematic). In the xml files, MON5 and GPIO14 pins are not defined for any purpose. In such case why the schematic is designed for monitoring the power good status of the second sequencer? Is this something that will be used at the time of testing the UCD90120A sequencer in production? Any reply will be appreciated.

  • Xilinx is in the best position to answer your questions.

    My guess is that, they initially wanted to cascade the two sequencers by connecting one sequencer's PWRGOOD signal to the other sequencer's MON pin, but later decided that it is not needed. So you see this configuration in schematic but not in project file. 

    You can contact Xilinx to verify.

    Regards,

    Zhiyuan